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Memory access time
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Memory timing: definitions
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RAM memory Architecture
Storage 
cell
Storage 
cell
Input-Output
M bits
Intuitive architecture for N x M memory
Too many select signals:
N words => N select signals
K = log2N
Decoder reduces the number of select signals
Input-Output
M bits
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Matrix memory organization
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Matrix memory organization
Amplify swing to
rail-to-rail amplitude
Selects appropriate
word
A
A
A
A
A
AK
AK+1
AK+2
AL‒1
2L ‒ K
A0
………..
AK ‒1
M = 2K
 La word line abilita tutte le celle sulla riga  consumo di potenza 
 La bit line permette di leggere/scrivere la cella desiderata 
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Hierarchical memory architecture
Advantages:
1. Shorter wires within blocks
2. Block address activates only 1 block => power savings
P −1
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Hierarchical memory architecture
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Memory array architecture
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Power dissipation in memories
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Memory organization
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6-Transistor CMOS SRAM Cell
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6-Transistor CMOS SRAM Cell
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SRAM Write operation: ex. Q = 1
 IP: Q=1 
WL=1 to activate M5 e M6 
 BL=0 M6 is ON  Q goes to 0 since M4 turn OFF during the transient 
 BL=1 M6 is ON  Q goes to 0 since M1 turn OFF during the transient 
BL = 1 BL = 0
Q = 0
Q = 1
M 1
M 4
M 5
M 6
V DD
V DD
WL
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SRAM Write operation
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SRAM Read operation: ex. Q = 1
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Resistive-load SRAM cell
Static power dissipation: want RL large 
Bit lines precharged to VDD to address tp problem 
M3
RL RL
VDD
WL
Q Q
M1 M2
M4
BL BL
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SRAM Characteristic
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Sense amplifiers
outputinput
s.a.
small
transition
Il sense amplifier è un circuito in grado di amplificare le variazioni
presenti sul segnale di ingresso un piccolo sbilanciamento delle
tensioni su BL e BL’ viene amplificato. 
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Amplify swing to
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Transposed-bit-line architecture
SA
Ccross
(a) Straightforward bit-line routing
(b) Transposed bit-line architecture
BL
BL
BL
BL
SA
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1-Transistor DRAM Cell
Write: C S is charged or discharged by asserting WL and BL.
Read: Charge redistribution takes places between bit line and storage capacitance
Voltage swing is small; typically around 250 mV.
ΔV = VBL – VPRE = (VX – VPRE) ___________
CS + CBL
CS
X
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Read operation
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Write operation
 Avrò in transitorio la cui durata dipende dalla resistività di M1 
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Advanced 1-T DRAM cell
Cell Plate Si
2nd Field Oxide
Refilling Poly
Si Substrate
Trench Cell Stacked-capacitor Cell
Capacitor dielectric layerCell plate
Word line
Insulating Layer
IsolationTransfer gate
Storage electrode
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Future DRAM Technology
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1-Transistor DRAM Cell
 1T DRAM requires a sense amplifier for each bit line, due to 
charge redistribution read-out. 
 DRAM memory cells are single ended in contrast to SRAM cells. 
 The read-out of the 1T DRAM cell is destructive  refresh is 
necessary for correct operation. 
 The 1T cell requires presence of a capacitance that must be 
explicitly included in the design. 
When writing a “1” into a DRAM cell, a threshold voltage is lost 
(M1 in pass transistor configuration) this loss can be 
circumvented by boot-strapping the word lines to a value 
higher than VDD 
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Noise sources in 1-T DRAM
Ccross
electrode
leakage
CS
WL
BL substrate Adjacent BL
CWBL
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Read-Write RAM
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Perifery
 Decoders
 Sense Amplifiers
 Input/Output Buffers
 Control & Timing Circuitry
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8-bit AND Decoder
Collection of 2M complex logic gates organized in 
regular and dense fashion
WL0 = A7A6A5A4A3A2A1A0
WL1 = A7A6A5A4A3A2A1A0
………
WL255 = A7A6A5A4A3A2A1A0
1 NAND with 8 inputs and 1 NOT  very big area 
and very slow
 2 stages Decoder
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10-bit NOR Decoder
WL0 = A7+A6+A5+A4+A3+A2+A1+A0
WL1 = A7+A6+A5+A4+A3+A2+A1+A0
…………
…………
…………
WL255 = A7+A6+A5+A4+A3+A2+A1+A0
1 NOR with 8 inputs (16 T)  1 stage Decoder
Number T: 256 x 16 = 4096 T
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Hierarchical decoders
WL0 = A7A6A5A4A3A2A1A0
WL0 = A7A6A5A4A3A2A1A0
WL0 = (A7+A6)(A5+A4)(A3+A2)(A1+A0)
The address is partitioned into sections of 2 bits that 
are decoded in advance. The resulting signal are then 
combined using 4-input NAND gates
1 4-input NAND
4 2-input NOR
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Hierarchical decoders
• • •
• • •
A2
A 2A3
WL 0
A2A3A2A 3A2A3
A3 A2 A3
WL 1
Multi-stage implementation improves performance
NAND decoder using
2-input pre-decoders
A0A1 A0 A1
A0A1 A0A1 A0A1 A0A1
Number T: (256x8T)+(4 x 4 x 4T) = 2112 T 
 52% smaller & faster
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Column decoder: pass-transistor based
Advantages: speed (tpd does not add to overall memory access time)
Only one extra transistor in signal path
Disadvantage: Large transistor count
A0
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BL 0 BL 1 BL 2 BL 3
A1
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D
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4-to-1 Tree-based column decoder
Number of devices drastically reduced, but delay increases quadratically
with # of sections and becomes prohibitive for large decoders. 
Solutions: i) buffers; ii) progressive sizing; iii) combination of tree and 
pass-transistor approaches
BL 0 BL 1 BL 2 BL 3
D
A 0
A 0
A1
A 1
